FM8501: A Verified Microprocessor [electronic resource] / edited by Warren A. Hunt.
Material type: TextSeries: Lecture Notes in Computer Science, Lecture Notes in Artificial Intelligence ; 795Publisher: Berlin, Heidelberg : Springer Berlin Heidelberg, 1994Description: XIV, 342 p. online resourceContent type: text Media type: computer Carrier type: online resourceISBN: 9783540484011Subject(s): Computer science | Data transmission systems | Logic design | Artificial intelligence | Electronics | Computer Science | Artificial Intelligence (incl. Robotics) | Logic Design | Mathematical Logic and Formal Languages | Arithmetic and Logic Structures | Input/Output and Data Communications | Electronics and Microelectronics, InstrumentationAdditional physical formats: Printed edition:: No titleDDC classification: 006.3 LOC classification: Q334-342TJ210.2-211.495Online resources: Click here to access onlineCurrent library | Home library | Call number | Materials specified | URL | Status | Date due | Barcode |
---|---|---|---|---|---|---|---|
IMSc Library | IMSc Library | Link to resource | Available | EBK6455 |
A hardware model -- Notation and bit vectors -- Numeric definitions and operations -- The verification approach -- FM8501: A conventional description -- Commonly used functions -- The ALU -- Instruction fields -- Update and accessor functions -- The FM8501 hardware interpreter -- FM8501: A formal specification -- Correctness of FM8501 -- Expansion of FM8501 -- Conclusions.
The FM 8501 microprocessor was invented as a generic microprocessor somewhat similar to a PDP-11. The principal idea of the FM 8501 effort was to see if it was possible to express the user-level specification and the design implementation using a formal logic, the Boyer-Moore logic; this approach permitted a complete mechanically checked proof that the FM 8501 implementation fully implemented its specification. The implementation model for the FM 8501 was inadequate for industrial hardware design but the effort was an important step in the evolution to the design verification methodology now employed by the author. The original version of this monograph was submitted as a dissertation at the University of Texas at Austin under the advisorship of R. Boyer and J. Moore.
There are no comments on this title.