Formal Techniques in Real-Time and Fault-Tolerant Systems [electronic resource] : 6th International Symposium,FTRTFT 2000 Pune, India, September 20–22, 2000 Proceedings / edited by Mathai Joseph.
Material type:
- text
- computer
- online resource
- 9783540453529
- 005.1015113 23
- QA76.9.L63
- QA76.5913
- QA76.63

Current library | Home library | Call number | Materials specified | URL | Status | Date due | Barcode | |
---|---|---|---|---|---|---|---|---|
IMSc Library | IMSc Library | Link to resource | Available | EBK5328 |
Invited Lectures -- Stability of Discrete Sampled Systems -- Issues in the Refinement of Distributed Programs -- Challenges in the Verification of Electronic Control Units -- Model Checking -- Scaling up Uppaal -- Decidable Model Checking of Probabilistic Hybrid Automata -- Fault Tolerance -- Invariant-Based Synthesis of Fault-Tolerant Systems -- Modeling Faults of Distributed, Reactive Systems -- Threshold and Bounded-Delay Voting in Critical Control Systems -- Automating the Addition of Fault-Tolerance -- Reliability Modelling of Time-Critical Distributed Systems -- Scheduling -- A Methodology for the Construction of Scheduled Systems -- A Dual Interpretation of “Standard Constraints” in Parametric Scheduling -- Validation -- Co-Simulation of Hybrid Systems: Signal-Simulink -- A System for Object Code Validation -- Refinement -- Real-Time Program Refinement Using Auxiliary Variables -- On Refinement and Temporal Annotations -- Generalizing Action Systems to Hybrid Systems -- Verification -- Compositional Verification of Synchronous Networks -- Modelling Coordinated Atomic Actions in Timed CSP -- Logic and Automata -- A Logical Characterisation of Event Recording Automata -- Using Cylindrical Algebraic Decomposition for the Analysis of Slope Parametric Hybrid Automata -- Probabilistic Neighbourhood Logic -- An On-the-Fly Tableau Construction for a Real-Time Temporal Logic -- Verifying Universal Properties of Parameterized Networks.
There are no comments on this title.